

## EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	1603	714/10-13.ccls.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/03/16 14:30
L2	104	(714/10-13.ccls. or 712/10-31.ccls. or 712/244.ccls.) and (multi adj processor and (interrupt near2 handl\$3))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/03/16 14:30
L3	35	((714/10-13.ccls. or 712/10-31.ccls. or 712/244.ccls.) and (multi adj processor)) and (exception or interrupt).ab.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/03/16 14:31
L4	37	dedicat\$3 near2 vector near5 (exception or interrupt)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/03/16 14:31
L5	177	((multi adj processor or multiprocessor) and (interrupt near2 handl\$3) and register) and (exception near5 processor)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/03/16 14:31
L6	45	identif\$3 near5 processor near5 number and exception and (multi adj processor\$5)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/03/16 14:31
L7	69	((multi adj processor and (interrupt near2 handl\$3)) and register) and (exception near5 processor)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/03/16 14:32
L8	45	identif\$3 near5 processor near5 number and exception and (multi adj processor\$5)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/03/16 14:32

## EAST Search History

L9	1837	712/344,28-31,10-22.ccls.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/03/16 14:33
L10	526	712/244.ccls.	US-PGPUB; USPAT; EPO; JPO	OR	ON	2006/03/16 14:33
S1	59	(multi adj process\$3) same exception	USPAT	OR	ON	2005/02/04 11:34
S2	165	((device adj driver) same serial) same memory	USPAT	OR	ON	2003/11/13 17:59
S3	43	(multi adj process\$3) same exception same memory	USPAT	OR	ON	2003/11/13 17:59
S4	14	((multi adj process\$3) same exception same memory) and (process\$3 same (id or identification))	USPAT	OR	ON	2003/11/13 18:06
S5	3	((multi adj process\$3) same exception same memory) and (process\$3 same (id or identification))) and (interrupt near2 handl\$3)	USPAT	OR	ON	2003/11/13 18:00
S6	34	((multi adj process\$3) same exception same memory) and (process\$3 same (identif\$8))	USPAT	OR	ON	2003/11/13 18:02
S7	17	((multi adj process\$3) same exception same memory) and (process\$3 near3 (identif\$8))	USPAT	OR	ON	2003/11/13 18:04
S8	0	((multi adj process\$3) same exception same memory) and (process\$3 near3 (identif\$8))) and (vector near5 space)	USPAT	OR	ON	2003/11/13 18:04
S9	8	((multi adj process\$3) same exception same memory) and (process\$3 near3 (identif\$8))) and (address near5 space)	USPAT	OR	ON	2003/11/13 18:04
S10	5	((multi adj process\$3) same exception same memory) and (processor near3 (id or identification))	USPAT	OR	ON	2003/11/13 18:07
S11	3667	(processor near3 (id or identification))	USPAT	OR	ON	2003/11/13 18:08
S12	823	((processor near3 (id or identification))) and exception	USPAT	OR	ON	2003/11/13 18:08
S13	191	(processor near3 (id or identification)).ab.	USPAT	OR	ON	2003/11/13 18:08

## EAST Search History

S14	21	(processor near3 (id or identification)) and exception.ab.	USPAT	OR	ON	2003/11/13 18:18
S15	80	(processor near3 (id or identif\$)) and exception.ab.	USPAT	OR	ON	2003/11/13 18:19
S16	34	(processor near3 (id or identif\$)) and exception and (multi adj process\$).ab.	USPAT	OR	ON	2006/03/16 14:33
S17	0	sanjay-lal.in.	USPAT	OR	ON	2003/11/13 18:24
S18	4663	redback networks.as.	USPAT	OR	ON	2003/11/13 18:24
S19	9	redback adj networks.as.	USPAT	OR	ON	2003/11/13 18:25
S20	0	(redback adj networks.as.) and exception	USPAT	OR	ON	2003/11/13 18:25
S21	6	(different near (operating adj system)) same (multi adj processor)	USPAT	OR	ON	2003/11/13 18:27
S22	2	((different near (operating adj system)) same (multi adj processor)) and exception	USPAT	OR	ON	2003/11/13 18:26
S23	115	(different near (operating adj system)) and (multi adj processor)	USPAT	OR	ON	2003/11/13 18:27
S24	22	((different near (operating adj system)) and (multi adj processor)) and (handl\$3 near3 exception)	USPAT	OR	ON	2003/11/13 18:27
S25	17	"5606696".URPN.	USPAT	OR	OFF	2003/11/13 18:31
S26	9	"5606696".URPN. and (multi adj processor)	USPAT	OR	OFF	2003/11/13 18:32
S27	4	("5606696".URPN. and (multi adj processor)) and exception	USPAT	OR	OFF	2003/11/13 18:32
S28	13	((multi adj processor) same interrupt same (processor near3 (id or identif\$8)))	USPAT	OR	ON	2003/11/13 18:37
S29	547	multi adj processor and (interrupt near2 handl\$3)	USPAT	OR	ON	2003/11/14 18:17
S30	481	(multi adj processor and (interrupt near2 handl\$3)) and register	USPAT	OR	ON	2003/11/14 17:52
S31	36	((multi adj processor and (interrupt near2 handl\$3)) and register) and (exception near5 processor)	USPAT	OR	ON	2006/03/16 14:32
S32	11	((multi adj processor and (interrupt near2 handl\$3)) and register) and (exception near5 processor)) and (common near5 interrupt)	USPAT	OR	ON	2003/11/14 18:18

## EAST Search History

S33	1	common near5 (exception or interrupt) near5 (address adj space)	USPAT	OR	ON	2003/11/14 18:01
S34	323	(exception or interrupt) near5 (address adj space)	USPAT	OR	ON	2003/11/14 17:57
S35	21	((exception or interrupt) near5 (address adj space)) and (multi adj processor and (interrupt near2 handl\$3))	USPAT	OR	ON	2003/11/14 18:01
S36	21	((exception or interrupt) near5 (address adj space)) and (multi adj processor and (interrupt near2 handl\$3))	US-PGPUB; USPAT; EPO; JPO	OR	ON	2003/11/14 18:01
S37	3	common near5 (exception or interrupt) near5 (address adj space)	US-PGPUB; USPAT; EPO; JPO	OR	ON	2003/11/14 18:03
S38	0	714/10-13.clas.	US-PGPUB; USPAT; EPO; JPO	OR	ON	2003/11/14 18:03
S39	1169	714/10-13.ccls.	US-PGPUB; USPAT; EPO; JPO	OR	ON	2006/03/16 14:30
S40	2337	712/10-31.ccls.	US-PGPUB; USPAT; EPO; JPO	OR	ON	2003/11/14 18:05
S41	384	712/244.ccls.	US-PGPUB; USPAT; EPO; JPO	OR	ON	2006/03/16 14:33
S42	0	714/10-13.ccls. and 712/10-31.ccls. and 712/244.ccls.	US-PGPUB; USPAT; EPO; JPO	OR	ON	2003/11/14 18:06
S43	3820	714/10-13.ccls. or 712/10-31.ccls. or 712/244.ccls.	US-PGPUB; USPAT; EPO; JPO	OR	ON	2003/11/14 18:06
S44	82	(714/10-13.ccls. or 712/10-31.ccls. or 712/244.ccls.) and (multi adj processor and (interrupt near2 handl\$3))	US-PGPUB; USPAT; EPO; JPO	OR	ON	2006/03/16 14:30
S45	423	(714/10-13.ccls. or 712/10-31.ccls. or 712/244.ccls.) and (multi adj processor)	US-PGPUB; USPAT; EPO; JPO	OR	ON	2003/11/14 18:14
S46	22	((714/10-13.ccls. or 712/10-31.ccls. or 712/244.ccls.) and (multi adj processor)) and (exception or interrupt).ab.	US-PGPUB; USPAT; EPO; JPO	OR	ON	2006/03/16 14:31
S47	2	"6272618".URPN.	USPAT	OR	OFF	2003/11/14 18:09

## EAST Search History

S48	1040	(714/10-13.ccls. or 712/10-31.ccls. or 712/244.ccls.) and ((multi adj processor) or multiprocessor)	US-PGPUB; USPAT; EPO; JPO	OR	ON	2003/11/14 18:14
S49	9	((714/10-13.ccls. or 712/10-31.ccls. or 712/244.ccls.) and (multi adj processor)) and ((exception or interrupt) and (multiprocessor or (multi adj processor))).ab.	US-PGPUB; USPAT; EPO; JPO	OR	ON	2003/11/14 18:15
S50	1124	(multi adj processor or multiprocessor) and (interrupt near2 handl\$3) and register	USPAT	OR	ON	2003/11/14 18:21
S51	106	((multi adj processor or multiprocessor) and (interrupt near2 handl\$3) and register) and (exception near5 processor)	USPAT	OR	ON	2006/03/16 14:31
S52	28	((multi adj processor or multiprocessor) and (interrupt near2 handl\$3) and register) and (exception near5 processor) and (common near5 interrupt)	USPAT	OR	ON	2003/11/14 18:19
S53	2	((714/10-13.ccls. or 712/10-31.ccls. or 712/244.ccls.) and ((multi adj processor) or multiprocessor)) and (common near5 interrupt near handler)	USPAT	OR	ON	2003/11/14 18:19
S54	16	((multi adj processor or multiprocessor) and exception and memory).ab.	US-PGPUB; USPAT; EPO; JPO	OR	ON	2003/11/14 18:28
S55	0	((multi adj processor or multiprocessor) and exception and memory and handl\$%).ab.	US-PGPUB; USPAT; EPO; JPO	OR	ON	2003/11/14 18:28
S56	3	((multi adj processor or multiprocessor) and exception and memory and handl\$5).ab.	US-PGPUB; USPAT; EPO; JPO	OR	ON	2003/11/14 18:32
S57	2969	((multi adj processor or multiprocessor) and exception and memory and handl\$5)	US-PGPUB; USPAT; EPO; JPO	OR	ON	2003/11/14 18:30
S58	103	((multi adj processor or multiprocessor) same exception same memory)	US-PGPUB; USPAT; EPO; JPO	OR	ON	2003/11/14 18:32
S59	27	((multi adj processor or multiprocessor) same exception same memory) ) and (handl\$5 near5 exception)	US-PGPUB; USPAT; EPO; JPO	OR	ON	2003/11/14 18:31
S60	19	((multi adj processor or multiprocessor) and interrupt and memory and handl\$5).ab.	US-PGPUB; USPAT; EPO; JPO	OR	ON	2003/11/14 18:39

## EAST Search History

S61	16	((multi adj processor or multiprocessor) and exception and memory).ab.	US-PGPUB; USPAT; EPO; JPO	OR	ON	2003/11/14 18:45
S62	103	((multi adj processor or multiprocessor) same exception same memory)	US-PGPUB; USPAT; EPO; JPO	OR	ON	2003/11/14 18:45
S63	16	((multi adj processor or multiprocessor) same exception same memory)) and (memory same vector same address)	US-PGPUB; USPAT; EPO; JPO	OR	ON	2003/11/14 18:49
S64	17	((multi adj processor or multiprocessor) same exception same memory)) and (identif\$5 near2 processor)	US-PGPUB; USPAT; EPO; JPO	OR	ON	2003/11/14 18:49
S65	3590	(multi adj processor or multiprocessor) and exception and memory	US-PGPUB; USPAT; EPO; JPO	OR	ON	2003/11/20 20:14
S66	412	((multi adj processor or multiprocessor) and exception and memory) and (register same vector same memory)	US-PGPUB; USPAT; EPO; JPO	OR	ON	2003/11/20 20:22
S67	2	((multi adj processor or multiprocessor) and exception and memory) and (register same vector same memory same (processor near5 (id or ident\$9)))	US-PGPUB; USPAT; EPO; JPO	OR	ON	2003/11/20 20:19
S68	185	((multi adj processor or multiprocessor) and exception and memory) and (register same vector same memory)) and (processor near5 (id or ident\$9))	US-PGPUB; USPAT; EPO; JPO	OR	ON	2003/11/20 20:21
S69	99	((multi adj processor or multiprocessor) and exception and memory) and (register same vector same memory)) and ((processor near5 (id or ident\$9)) same register)	US-PGPUB; USPAT; EPO; JPO	OR	ON	2003/11/20 20:22

## EAST Search History

S70	99	((US-6609189-\$ or US-6615340-\$ or US-5644524-\$ or US-5651127-\$ or US-5680339-\$ or US-5680568-\$ or US-5689695-\$ or US-5694348-\$ or US-5696954-\$ or US-5696959-\$ or US-5701502-\$ or US-5712999-\$ or US-5724599-\$ or US-5727225-\$ or US-5734880-\$ or US-5742538-\$ or US-5761726-\$ or US-5787477-\$ or US-5805913-\$ or US-5828894-\$ or US-5838984-\$ or US-5943507-\$ or US-5960193-\$ or US-5961635-\$ or US-5974539-\$ or US-5978838-\$). did. or (US-5995747-\$ or US-5995748-\$ or US-6016538-\$ or US-6026484-\$ or US-6032170-\$ or US-6058465-\$ or US-6058473-\$ or US-6067613-\$ or US-6098163-\$ or US-6116768-\$ or US-6148361-\$ or US-6161208-\$ or US-6173305-\$ or US-6173394-\$ or US-6185629-\$ or US-6219688-\$ or US-6240437-\$ or US-6370558-\$ or US-6477683-\$ or US-5187796-\$ or US-5193187-\$ or US-5201039-\$ or US-5276848-\$ or US-5283868-\$ or US-5325517-\$ or US-5363497-\$ or US-5369749-\$). did. or (US-5369767-\$ or US-5388215-\$ or US-5420809-\$ or US-5442581-\$ or US-5446651-\$ or US-5465224-\$ or US-5471593-\$ or US-5479166-\$ or US-5485411-\$ or US-5487146-\$ or US-5487172-\$ or US-5493524-\$ or US-5493646-\$ or US-5509129-\$ or US-5512896-\$ or US-5524265-\$ or US-5560030-\$ or US-5590350-\$ or US-5596519-\$ or US-5596763-\$ or US-5600847-\$ or US-5606677-\$ or US-5634065-\$ or US-5640578-\$ or US-5644522-\$ or US-5155809-\$ or US-5182811-\$). did. or (US-5119292-\$ or US-5144692-\$ or US-5148545-\$ or US-3805247-\$ or US-4484273-\$ or US-4608631-\$ or US-4625081-\$ or US-4627054-\$ or US-4636942-\$ or US-4661900-\$ or US-4809157-\$ or US-4901230-\$ or US-4956767-\$ or US-5029069-\$ or US-5101479-\$ or US-5113522-\$).did. or (US-20020184292-\$ or US-20020194389-\$ or US-20030105793-\$).did.) and (register same vector same memory)	US-PGPUB; USPAT; EPO; JPO	OR	ON	2003/11/20 20:22
-----	----	--	---------------------------------	----	----	------------------

## EAST Search History

S71	99	<p>((US-6609189-\$ or US-6615340-\$ or US-5644524-\$ or US-5651127-\$ or US-5680339-\$ or US-5680568-\$ or US-5689695-\$ or US-5694348-\$ or US-5696954-\$ or US-5696959-\$ or US-5701502-\$ or US-5712999-\$ or US-5724599-\$ or US-5727225-\$ or US-5734880-\$ or US-5742538-\$ or US-5761726-\$ or US-5787477-\$ or US-5805913-\$ or US-5828894-\$ or US-5838984-\$ or US-5943507-\$ or US-5960193-\$ or US-5961635-\$ or US-5974539-\$ or US-5978838-\$). did. or (US-5995747-\$ or US-5995748-\$ or US-6016538-\$ or US-6026484-\$ or US-6032170-\$ or US-6058465-\$ or US-6058473-\$ or US-6067613-\$ or US-6098163-\$ or US-6116768-\$ or US-6148361-\$ or US-6161208-\$ or US-6173305-\$ or US-6173394-\$ or US-6185629-\$ or US-6219688-\$ or US-6240437-\$ or US-6370558-\$ or US-6477683-\$ or US-5187796-\$ or US-5193187-\$ or US-5201039-\$ or US-5276848-\$ or US-5283868-\$ or US-5325517-\$ or US-5363497-\$ or US-5369749-\$). did. or (US-5369767-\$ or US-5388215-\$ or US-5420809-\$ or US-5442581-\$ or US-5446651-\$ or US-5465224-\$ or US-5471593-\$ or US-5479166-\$ or US-5485411-\$ or US-5487146-\$ or US-5487172-\$ or US-5493524-\$ or US-5493646-\$ or US-5509129-\$ or US-5512896-\$ or US-5524265-\$ or US-5560030-\$ or US-5590350-\$ or US-5596519-\$ or US-5596763-\$ or US-5600847-\$ or US-5606677-\$ or US-5634065-\$ or US-5640578-\$ or US-5644522-\$ or US-5155809-\$ or US-5182811-\$). did. or (US-5119292-\$ or US-5144692-\$ or US-5148545-\$ or US-3805247-\$ or US-4484273-\$ or US-4608631-\$ or US-4625081-\$ or US-4627054-\$ or US-4636942-\$ or US-4661900-\$ or US-4809157-\$ or US-4901230-\$ or US-4956767-\$ or US-5029069-\$ or US-5101479-\$ or US-5113522-\$).did. or (US-20020184292-\$ or US-20020194389-\$ or US-20030105793-\$).did.) and (register same vector same memory)) and ((processor near5 (id or ident\$9)) same-register)</p>	US-PGPUB; USPAT; EPO; JPO	OR	ON	2003/11/20 20:24
-----	----	---	---------------------------------	----	----	------------------



## EAST Search History

S72	12	<p>(((US-6609189-\$ or US-6615340-\$ or US-5644524-\$ or US-5651127-\$ or US-5680339-\$ or US-5680568-\$ or US-5689695-\$ or US-5694348-\$ or US-5696954-\$ or US-5696959-\$ or US-5701502-\$ or US-5712999-\$ or US-5724599-\$ or US-5727225-\$ or US-5734880-\$ or US-5742538-\$ or US-5761726-\$ or US-5787477-\$ or US-5805913-\$ or US-5828894-\$ or US-5838984-\$ or US-5943507-\$ or US-5960193-\$ or US-5961635-\$ or US-5974539-\$ or US-5978838-\$). did. or (US-5995747-\$ or US-5995748-\$ or US-6016538-\$ or US-6026484-\$ or US-6032170-\$ or US-6058465-\$ or US-6058473-\$ or US-6067613-\$ or US-6098163-\$ or US-6116768-\$ or US-6148361-\$ or US-6161208-\$ or US-6173305-\$ or US-6173394-\$ or US-6185629-\$ or US-6219688-\$ or US-6240437-\$ or US-6370558-\$ or US-6477683-\$ or US-5187796-\$ or US-5193187-\$ or US-5201039-\$ or US-5276848-\$ or US-5283868-\$ or US-5325517-\$ or US-5363497-\$ or US-5369749-\$). did. or (US-5369767-\$ or US-5388215-\$ or US-5420809-\$ or US-5442581-\$ or US-5446651-\$ or US-5465224-\$ or US-5471593-\$ or US-5479166-\$ or US-5485411-\$ or US-5487146-\$ or US-5487172-\$ or US-5493524-\$ or US-5493646-\$ or US-5509129-\$ or US-5512896-\$ or US-5524265-\$ or US-5560030-\$ or US-5590350-\$ or US-5596519-\$ or US-5596763-\$ or US-5600847-\$ or US-5606677-\$ or US-5634065-\$ or US-5640578-\$ or US-5644522-\$ or US-5155809-\$ or US-5182811-\$). did. or (US-5119292-\$ or US-5144692-\$ or US-5148545-\$ or US-3805247-\$ or US-4484273-\$ or US-4608631-\$ or US-4625081-\$ or US-4627054-\$ or US-4636942-\$ or US-4661900-\$ or US-4809157-\$ or US-4901230-\$ or US-4956767-\$ or US-5029069-\$ or US-5101479-\$ or US-5113522-\$). did. or (US-20020184292-\$ or US-20020194389-\$ or US-20030105793-\$). did.) and (register same vector same memory)) and ((processor near5 (id or ident\$9)) same register)) and (vector same (processor near5 (id or ident\$9)) same register)</p>	US-PGPUB; USPAT; EPO; JPO	OR	ON	2003/11/20 20:26
3/16/06 2:34:39 PM C:\Documents and Settings\Hater2\My Documents\		EAST\Workspaces\09873038.wsp				Page 9

## EAST Search History

S73	22	((multi adj processor or multiprocessor) and exception and memory) and (register same vector same memory)) and (processor near\$5 handle\$5 near\$5 exception)	US-PGPUB; USPAT; EPO; JPO	OR	ON	2003/11/20 20:27
S74	22	((US-5325517-\$ or US-5363497-\$ or US-5369749-\$ or US-5369767-\$ or US-5388215-\$ or US-5596713-\$ or US-5155809-\$ or US-5283868-\$ or US-5113522-\$ or US-5144692-\$ or US-5701502-\$ or US-5838984-\$ or US-5996058-\$ or US-6003129-\$ or US-6006247-\$ or US-6058465-\$ or US-6061711-\$ or US-6161162-\$ or US-6397379-\$ or US-6549959-\$). did. or (US-20020184292-\$ or US-20030126520-\$).did.) and (processor near\$5 handle\$5 near\$5 exception)	US-PGPUB; USPAT; EPO; JPO	OR	ON	2003/11/20 20:39
S75	14	((dedicat\$5 near\$5 processor) same handl\$5 same exception)	US-PGPUB; USPAT; EPO; JPO	OR	ON	2003/11/20 20:47
S76	11	((assigned near\$5 processor) same handl\$5 same exception)	US-PGPUB; USPAT; EPO; JPO	OR	ON	2003/11/20 20:52
S77	11	((assigned adj2 processor) same exception)	US-PGPUB; USPAT; EPO; JPO	OR	ON	2003/11/20 20:53
S78	19	((allocat\$3 adj2 processor) same exception)	US-PGPUB; USPAT; EPO; JPO	OR	ON	2003/11/20 20:55
S79	18	((common near\$5 vector) same exception)	US-PGPUB; USPAT; EPO; JPO	OR	ON	2003/11/20 20:56
S81	0	719-310-322.ccls.	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/04 11:35
S82	3038	719/311-322.ccls.	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/04 11:35
S83	722	719/310.ccls.	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/04 11:35
S84	3667	S83 or S82	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/04 11:35
S85	1675	709/201.ccls.	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/04 11:35

## EAST Search History

S86	1381	714/10-13.ccls.	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/04 11:36
S87	1647	712/344,28-31,10-22.ccls.	US-PGPUB; USPAT; EPO; JPO	OR	ON	2006/03/16 14:33
S88	8118	S84 or S85 or S86 or S87	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/04 11:36
S89	612	S88 and (exception or fault) same (common or shar\$3)	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/04 11:38
S90	340	S89 and (multiprocessor\$3 or (multi adj processor) or ((plural\$4 or multiple\$5 ) near2 processor))	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/04 11:40
S91	113	S90 and ((interrupt or exception) near2 handl\$3)	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/04 11:40
S92	360	(common\$2 or shar\$4) near5 (interrupt\$4 or exception\$4) near5 handl\$4	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/13 12:08
S93	108659	(second\$4 or different\$2) near10 (os or (operating adj1 system\$1))	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/13 12:09
S94	145	S92 and S93	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/13 12:10
S95	37	S94 and multi adj processor\$5	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/13 12:13
S96	30	S95 and (processor near5 number)	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/13 12:13

## EAST Search History

S97	30	(US-20040237086-\$ or US-20030037178-\$ or US-20020184292-\$ or US-20020065989-\$ or US-20020062434-\$ or US-20010016879-\$).did. or (US-6789181-\$ or US-6789156-\$ or US-6779107-\$ or US-6772419-\$ or US-6742104-\$ or US-6742103-\$ or US-6738847-\$ or US-6711605-\$ or US-6687818-\$ or US-6665761-\$ or US-6549959-\$ or US-6397379-\$ or US-6314501-\$ or US-5701502-\$ or US-5471609-\$ or US-5388215-\$ or US-5369767-\$ or US-5369749-\$ or US-5363497-\$ or US-5325517-\$ or US-5283868-\$ or US-5155809-\$ or US-5144692-\$ or US-5113522-\$). did.	US-PGPUB; USPAT	OR	OFF	2005/02/13 12:13
S98	30	S97 and (processor near5 number)	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/13 12:16
S99	2273	processor near5 register near5 number	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/13 12:16
S10 0	60	processor near5 register near5 number near5 identif\$5	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/13 12:16
S10 1	7	S100 and (multi adj processor\$5)	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/13 12:24
S10 2	3	exception near5 processor near5 number near5 register and (multi adj processor\$5)	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/13 12:26
S10 3	1	identif\$3 near5 exception near5 processor near5 register and (multi adj processor\$5)	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/13 12:26
S10 4	2	identif\$3 near5 processor near5 number same exception and (multi adj processor\$5)	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/13 12:30
S10 5	43	identif\$3 near5 processor near5 number and exception and (multi adj processor\$5)	US-PGPUB; USPAT; EPO; JPO	OR	ON	2006/03/16 14:32

## EAST Search History

S10 6	43	(US-20050027972-\$ or US-20040133516-\$ or US-20040034678-\$ or US-20020065989-\$ or US-20020062434-\$).did. or (US-6742104-\$ or US-6742103-\$ or US-6651163-\$ or US-6609189-\$ or US-6442585-\$ or US-6332178-\$ or US-6237059-\$ or US-6202127-\$ or US-6112016-\$ or US-6026504-\$ or US-5951662-\$ or US-5918248-\$ or US-5822767-\$ or US-5802338-\$ or US-5651137-\$ or US-5634034-\$ or US-5629950-\$ or US-5564008-\$ or US-5557759-\$ or US-5555382-\$ or US-5553266-\$ or US-5553258-\$ or US-5517628-\$ or US-5485594-\$ or US-5428766-\$ or US-5410654-\$). did. or (US-5388224-\$ or US-5361267-\$ or US-5319766-\$ or US-5233702-\$ or US-5047919-\$ or US-5021945-\$ or US-4893234-\$ or US-4669043-\$ or US-4253146-\$ or US-4253144-\$ or US-4245306-\$ or US-4240143-\$).did.	US-PGPUB; USPAT	OR	OFF	2005/02/13 12:30
S10 7	43	S106 and identif\$3 near5 processor near5 number	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/13 12:37
S10 8	0	identifier near5 processor and (muti adj processor)	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/13 12:38
S10 9	4227	identifier near5 processor	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/13 12:38
S11 0	545	processor adj identifier	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/13 12:38
S11 1	38	processor adj identifier near5 register	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/13 13:07
S11 2	2	processor near register near5 PID	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/13 13:13
S11 3	6	processor near register same PID	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/13 13:15
S11 4	4	S113 not S112	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/13 13:13

## EAST Search History

S11 5	402	processor near register near5 number	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/13 13:15
S11 6	199	processor near register near2 number	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/13 13:15
S11 7	118	processor near register near number	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/13 13:16
S11 8	21	S117 and (multi adj processor\$5)	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/13 13:15
S11 9	21	(US-20020059509-\$).did. or (US-6532530-\$ or US-6026504-\$ or US-5991874-\$ or US-5893156-\$ or US-5857103-\$ or US-5809320-\$ or US-5481689-\$ or US-5446841-\$ or US-5430885-\$ or US-5394529-\$ or US-5377336-\$ or US-5333296-\$ or US-5317720-\$ or US-5193187-\$ or US-5155843-\$ or US-5033047-\$ or US-5010477-\$ or US-4442321-\$ or US-4259549-\$ or US-4256926-\$). did.	US-PGPUB; USPAT	OR	OFF	2005/02/13 13:16
S12 0	21	S119 and processor near register near number	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/13 13:18
S12 1	0	S119 and processor near register near unique	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/13 13:18
S12 2	1	processor near register near unique	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/13 13:19
S12 3	1	processor near register near5 unique near identification	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/13 13:20
S12 4	206	processor near5 identifier near5 register	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/13 13:26
S12 5	50	processor near2 identifier near2 register	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/13 13:21
S12 6	8	S125 and multi adj processor\$5	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/13 13:21
S12 7	4	processor near5 identifier same processor near within near2 register	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/13 14:15

## EAST Search History

S12 8	0	processor near5 identifier near5 regist	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/13 14:16
S12 9	206	processor near5 identifier near5 register	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/13 14:16
S13 0	13	processor near identifier near register	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/13 14:19
S13 1	8	processor near identifier near bit	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/13 14:35
S13 2	9	processor near own near identify	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/13 14:37
S13 3	8	processor near itself near identify	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/13 14:49
S13 4	172079	processor near2 itself near2 identify same exception or interrupt	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/13 14:50
S13 5	0	processor near2 itself near2 identify same (exception or interrupt)	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/13 14:52
S13 6	28	processor near2 itself near2 identify	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/02/13 14:58
S13 7	1	("6,651,163").PN.	USPAT	OR	OFF	2005/02/13 15:05
S13 8	2	((("6,425,039") or ("2002007131") or ("6,006,247"))).PN.	USPAT	OR	OFF	2005/02/13 15:06
S13 9	2	((("6,425,039") or ("2002007131") or ("6,006,247"))).PN.	US-PGPUB; USPAT	OR	OFF	2005/02/13 15:08
S14 0	428	Brenner and exception	US-PGPUB	OR	OFF	2005/02/13 15:18
S14 1	1	("6615303").PN.	USPAT	OR	OFF	2005/02/13 15:18
S14 2	1	("6615303").PN.	USPAT	OR	OFF	2005/02/14 12:24
S14 3	1	("6006247").PN.	USPAT	OR	OFF	2005/02/14 12:50
S14 4	0	"other processors with a unique processor ID"	USPAT	OR	OFF	2005/02/14 12:50
S14 5	0	"other processors with a unique processor ID"	US-PGPUB; USPAT	OR	OFF	2005/02/14 12:51

## EAST Search History

S14 6	0	"other processors with a unique processor"	US-PGPUB; USPAT	OR	OFF	2005/02/14 12:51
S14 7	0	identify adj itself adj from adj the adj other adj processors	US-PGPUB; USPAT	OR	OFF	2005/02/14 12:52
S14 8	1957	identify adj itself adj2processors	US-PGPUB; USPAT	OR	OFF	2005/02/14 12:52
S14 9	2	identify adj itself adj2 processors	US-PGPUB; USPAT	OR	OFF	2005/02/14 12:56
S15 0	2	bit adj processor adj identifier	US-PGPUB; USPAT	OR	OFF	2005/02/14 15:21
S15 1	1	("5832222").PN.	USPAT	OR	OFF	2005/02/14 15:44
S15 2	1	("6631394").PN.	USPAT	OR	OFF	2005/02/14 15:45
S15 3	0	processor near identify near initialization	US-PGPUB; USPAT	OR	ON	2005/02/14 15:46
S15 4	0	processor near identify near startup	US-PGPUB; USPAT	OR	ON	2005/02/14 15:46
S15 5	0	processor near identification near startup	US-PGPUB; USPAT	OR	ON	2005/02/14 15:46
S15 6	19	processor near identification near5 (startup or initializ\$5)	US-PGPUB; USPAT	OR	ON	2005/02/14 15:49
S15 7	10	processor near identify near5 (startup or initializ\$5)	US-PGPUB; USPAT	OR	ON	2005/02/14 15:51
S15 8	3	(processor near initializ\$5) and (processor near identify near5 (startup or initializ\$5))	US-PGPUB; USPAT	OR	ON	2005/02/14 16:07
S15 9	1	("6006247").PN.	USPAT	OR	OFF	2005/02/14 16:08
S16 0	1	("6615303").PN.	USPAT	OR	OFF	2005/02/14 16:09
S16 1	1	("6611911").PN.	USPAT	OR	OFF	2005/02/14 16:10
S16 2	0	(memory adj contoller) same (shar\$3 near memory) and (multi adj processor)	USPAT	OR	OFF	2005/02/14 16:12
S16 3	139	(memory adj controller) same (shar\$3 near memory) and (multi adj processor)	US-PGPUB; USPAT	OR	ON	2005/02/14 16:12
S16 4	33	(memory adj controller) same ((shar\$3 or common) near memory) same (multi adj processor)	US-PGPUB; USPAT	OR	ON	2005/02/14 16:13
S16 5	24	S164 and (interrupt or exception)	US-PGPUB; USPAT	OR	ON	2005/02/14 17:44



## EAST Search History

S16 6	1	("6615303").PN.	USPAT	OR	OFF	2005/02/14 17:48
S16 7	3	different near2 (operating adj system) same (multi adj processor) and (interrupt or exception)	US-PGPUB; USPAT	OR	ON	2005/02/14 17:50
S16 8	17	different near2 (operating adj system) same (multi adj processor)	US-PGPUB; USPAT	OR	ON	2005/02/14 17:50
S16 9	3	cache adj throttling	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/08/22 10:40
S17 0	206	((multi\$4 or plural\$5) near processor) and ((common near5 vector)	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/08/22 10:41
S17 1	8666	((multi\$4 or plural\$5) near processor) and ((common near5 vector) same exception or interrupt)	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/08/22 10:42
S17 2	63	S170 and ((common near5 vector) same exception or interrupt)	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/08/22 10:45

## EAST Search History

S17 3	63	(US-20050165597-\$ or US-20050144476-\$ or US-20040250231-\$ or US-20040193837-\$ or US-20030208723-\$ or US-20030145175-\$ or US-20030126520-\$ or US-20030034798-\$ or US-20020184292-\$ or US-20020087807-\$ or US-20020073131-\$).did. or (US-6880030-\$ or US-6760888-\$ or US-6757759-\$ or US-6738868-\$ or US-6549965-\$ or US-6531889-\$ or US-6507947-\$ or US-6477683-\$ or US-6397325-\$ or US-6195744-\$ or US-6161208-\$ or US-6161162-\$ or US-6154837-\$ or US-6088783-\$ or US-6065679-\$ or US-6012135-\$ or US-5968154-\$ or US-5931937-\$ or US-5884059-\$ or US-5881261-\$ or US-5822606-\$ or US-5822601-\$ or US-5812757-\$ or US-5805915-\$ or US-5805841-\$ or US-5799165-\$). did. or (US-5752074-\$ or US-5745724-\$ or US-5721865-\$ or US-5680568-\$ or US-5583806-\$ or US-5548768-\$ or US-5530881-\$ or US-5452452-\$ or US-5418973-\$ or US-5390300-\$ or US-5325510-\$ or US-5201039-\$ or US-5182811-\$ or US-5109329-\$ or US-5103478-\$ or US-5029069-\$ or US-5010477-\$ or US-5003466-\$ or US-4873630-\$ or US-4780811-\$ or US-4543626-\$ or US-4425616-\$ or US-4302818-\$ or US-4292465-\$ or US-4199811-\$ or US-4015243-\$).did.	US-PGPUB; USPAT	OR	OFF	2005/08/22 10:45
S17 4	63	S173 and ((common near5 vector) same exception or interrupt)	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/08/22 10:46
S17 5	14	S173 and ((common near5 vector) same (exception or interrupt))	US-PGPUB; USPAT; EPO; JPO	OR	ON	2005/08/22 10:51
S17 6	1	("6,006,247").PN.	USPAT	OR	OFF	2005/08/22 11:04
S17 7	52	dedicat\$3 near5 vector near10 (exception or interrupt)	US-PGPUB; USPAT	OR	ON	2005/08/22 11:05
S17 8	35	dedicat\$3 near2 vector near5 (exception or interrupt)	US-PGPUB; USPAT	OR	ON	2006/03/16 14:31
S17 9	0	S178 and common near5 vector	US-PGPUB; USPAT	OR	ON	2005/08/22 11:05

## EAST Search History

S18 0	10	dedicat\$3 near5 vector near5 (exception or interrupt) and ((multi\$4 or plural\$5) near processor)	US-PGPUB; USPAT	OR	ON	2005/08/22 11:24
S18 1	1	("6,611,911").PN.	USPAT	OR	OFF	2005/08/22 12:06
S18 2	17	(different adj network) same ((multi\$4 or plural\$5) near processor)	USPAT	OR	OFF	2005/08/22 12:10
S18 3	3	(different adj network) and switch near2 ((multi\$4 or plural\$5) near processor)	USPAT	OR	OFF	2005/08/22 12:19
S18 4	18	(different adj network) same ((multi\$4 or plural\$5) near processor)	US-PGPUB	OR	OFF	2005/08/22 12:10
S18 5	54	control adj card and line adj card same switch\$5	USPAT	OR	OFF	2005/08/22 12:20
S18 6	48	S185 and rout\$5	USPAT	OR	OFF	2005/08/22 12:20
S18 7	13	S186 and provider	USPAT	OR	OFF	2005/08/22 12:33
S18 8	20	provisioning adj configuration near5 network	USPAT	OR	OFF	2005/08/22 14:20
S18 9	1	("6466972").PN.	USPAT	OR	OFF	2005/08/22 14:30
S19 0	1	("6470288").PN.	USPAT	OR	OFF	2005/08/22 14:30
S19 1	1	("5936966").PN.	USPAT	OR	OFF	2005/08/31 14:50
S19 2	0	frame adj delination	USPAT	OR	OFF	2005/08/31 14:51
S19 3	40	frame adj delineation	USPAT	OR	OFF	2005/08/31 14:51
S19 4	1	("6470288").PN.	USPAT	OR	OFF	2005/09/07 21:45
S19 5	1	("6411685").PN.	USPAT	OR	OFF	2005/09/09 13:21



USPTO

[Subscribe \(Full Service\)](#) [Register \(Limited Service, Free\)](#) [Login](#)

 Search: ☒ The ACM Digital Library ☒ The Guide

exception handling multiprocessor

SEARCH

THE ACM DIGITAL LIBRARY


[Feedback](#) [Report a problem](#) [Satisfaction survey](#)
Terms used **exception handling multiprocessor**

Found 33,196 of 171,143

Sort results by

relevance

[Save results to a Binder](#)

Display results

expanded form

[Search Tips](#)
☒ Open results in a new window
Try an [Advanced Search](#)Try this search in [The ACM Guide](#)

Results 1 - 20 of 200

Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [next](#)

Best 200 shown

Relevance scale ☐ ☐ ☐ ☐ ☐

### 1 [Process management and exception handling in multiprocessor operating systems using object-oriented design techniques](#)



Vincent Russo, Gary Johnston, Roy Campbell

 January 1988 **ACM SIGPLAN Notices , Conference proceedings on Object-oriented programming systems, languages and applications OOPSLA '88**, Volume 23 Issue 11

Publisher: ACM Press

Full text available: pdf(1.22 MB)

 Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

The programming of the interrupt handling mechanisms, process switching primitives, scheduling mechanisms, and synchronization primitives of an operating system for a multiprocessor require both efficient code in order to support the needs of high-performance or real-time applications and careful organization to facilitate maintenance. Although many advantages have been claimed for object-oriented class hierarchical languages and their corresponding design methodologies, the application of ...

### 2 [The mach exception handling facility](#)



David L. Black, David B. Golub, Karl Hauth, Avadis Tevanian, Richard Sanzi

 November 1988 **ACM SIGPLAN Notices , Proceedings of the 1988 ACM SIGPLAN and SIGOPS workshop on Parallel and distributed debugging PADD '88**, Volume 24 Issue 1

Publisher: ACM Press

Full text available: pdf(1.18 MB)

 Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

### 3 [The use of multithreading for exception handling](#)

Craig B. Zilles, Joel S. Emer, Gurindar S. Sohi

 November 1999 **Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture**

Publisher: IEEE Computer Society

Full text available:

pdf(1.49 MB)

[Publisher Site](#)
 Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

Common hardware exceptions, when implemented by trapping, unnecessarily serialize program execution in dynamically scheduled superscalar processors. To avoid the consequences of trapping the main program thread, multithreaded CPUs can exploit control and data independence by executing the exception handler in a separate hardware context. The main thread doesn't squash instructions after the excepting instruction, conserving fetch bandwidth and allowing execution of instructions inde ...

4 A study of the applicability of existing exception-handling techniques to component-based real-time software technology



Jun Lang, David B. Stewart

March 1998 **ACM Transactions on Programming Languages and Systems (TOPLAS)**,  
Volume 20 Issue 2

**Publisher:** ACM Press

Full text available: pdf(220.57 KB)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

This study focuses on the current state of error-handling technology and concludes with recommendations for further research in error handling for component-based real-time software. With real-time programs growing in size and complexity, the quality and cost of developing and maintaining them are still deep concerns to embedded software industries. Component-based software is a promising approach in reducing development cost while increasing quality and reliability. As with any other real- ...

**Keywords:** component-based software, error detection and handling, faults, reconfigurable software, signals, survey, timing and deadline failures

5 Password-capabilities: their evolution from the password-capability system into walnut and beyond

Ronald Pose

January 2001 **Australian Computer Science Communications , Proceedings of the 6th Australasian conference on Computer systems architecture ACSAC '01**,  
Volume 23 Issue 4

**Publisher:** IEEE Computer Society , IEEE Computer Society Press

Full text available:

pdf(1.01 MB)

Additional Information: [full citation](#), [abstract](#), [references](#)

[Publisher Site](#)

Since we first devised and defined password-capabilities as a new technique for building capability-based operating systems, a number of research systems around the world have used them as the bases for a variety of operating systems. Our original Password-Capability System was implemented on custom built hardware with a novel address translation and protection scheme specifically designed to support password-capabilities. The password-capability concept later formed the basis of Opal developed ...

6 The V distributed system



David Cheriton

March 1988 **Communications of the ACM**, Volume 31 Issue 3

**Publisher:** ACM Press

Full text available: pdf(2.55 MB)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#), [review](#)

The V distributed System was developed at Stanford University as part of a research project to explore issues in distributed systems. Aspects of the design suggest important directions for the design of future operating systems and communication systems.

7 Virtual memory and backing storage management in multiprocessor operating systems using object-oriented design techniques



V. F. Russo, R. H. Campbell

September 1989 **ACM SIGPLAN Notices , Conference proceedings on Object-oriented programming systems, languages and applications OOPSLA '89**,  
Volume 24 Issue 10

**Publisher:** ACM Press

Full text available: pdf(1.19 MB)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

The Choices operating system architecture [3, 4, 15] uses class hierarchies and object-oriented programming to facilitate the construction of customized operating systems for shared memory and networked multiprocessors. The software is being used in the

Tapestry Parallel Computing Laboratory at the University of Illinois to study the performance of algorithms, mechanisms, and policies for parallel systems. This paper describes the architectural design and class hierarchy of ...

## 8 Ada on hypercube



R. M. Clapp, T. Mudge

January 1988 **Proceedings of the third conference on Hypercube concurrent computers and applications: Architecture, software, computer systems, and general issues - Volume 1**

**Publisher:** ACM Press

Full text available: [pdf\(1.19 MB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

The widespread use of parallel machines, and hypercubes in particular, is being held back by the lack of high-order parallel programming languages. In this paper we discuss the issues involved in establishing an existing language that supports parallel processing, that is to say Ada, on a hypercube multiprocessor. An overview of the language is given, but the majority of the paper addresses the requirements and implementation of the run-time system, which is the key to establishing any para ...

## 9 "Topologies"—distributed objects on multicomputers



Karsten Schwan, Win Bo

May 1990 **ACM Transactions on Computer Systems (TOCS)**, Volume 8 Issue 2

**Publisher:** ACM Press

Full text available: [pdf\(3.83 MB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#), [review](#)

Application programs written for large-scale multicomputers with interconnection structures known to the programmer (e.g., hypercubes or meshes) use complex communication structures for connecting the applications' parallel tasks. Such structures implement a wide variety of functions, including the exchange of data or control information relevant to the task computations and/or the communications required for task synchronization, message forwarding/filtering under program control, and so o ...

## 10 The Apertos reflective operating system: the concept and its implementation



Yasuhiko Yokote

October 1992 **ACM SIGPLAN Notices , conference proceedings on Object-oriented programming systems, languages, and applications OOPSLA '92**, Volume 27 Issue 10

**Publisher:** ACM Press

Full text available: [pdf\(2.58 MB\)](#) Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

## 11 Using continuations to implement thread management and communication in operating systems



Richard P. Draves, Brian N. Bershad, Richard F. Rashid, Randall W. Dean

September 1991 **ACM SIGOPS Operating Systems Review , Proceedings of the thirteenth ACM symposium on Operating systems principles SOSP '91**, Volume 25 Issue 5

**Publisher:** ACM Press

Full text available: [pdf\(1.61 MB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

We have improved the performance of the Mach 3.0 operating system by redesigning its internal thread and interprocess communication facilities to use *continuations* as the basis for control transfer. Compared to previous versions of Mach 3.0, our new system consumes 85% less space per thread. Cross-address space remote procedure calls execute 14% faster. Exception handling runs over 60% faster. In addition to improving system performance, we have used continuations to generalize many contro ...

12 Ada on a hypercube

R. Clapp, T. Mudge

March 1989 **ACM SIGAda Ada Letters**, Volume IX Issue 2

Publisher: ACM Press

Full text available: pdf(983.44 KB) Additional Information: [full citation](#), [abstract](#), [citations](#), [index terms](#)

The widespread use of parallel machines, and hypercubes in particular, is being held back by the lack of high-order parallel programming languages. In this paper we discuss the issues involved in establishing an existing language that supports parallel processing, Ada, on a hypercube multiprocessor. The majority of the paper addresses the requirements and implementation of the run-time system, which is the key to establishing any parallel language. First, the requirements of the run-time system ...

13 An analysis of operating system behavior on a simultaneous multithreaded architecture

Joshua A. Redstone, Susan J. Eggers, Henry M. Levy

November 2000 **ACM SIGARCH Computer Architecture News , ACM SIGOPS Operating Systems Review , Proceedings of the ninth international conference on Architectural support for programming languages and operating systems ASPLOS-IX**, Volume 28 , 34 Issue 5 , 5

Publisher: ACM Press

Full text available: pdf(227.80 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#), [review](#)

This paper presents the first analysis of operating system execution on a simultaneous multithreaded (SMT) processor. While SMT has been studied extensively over the past 6 years, previous research has focused entirely on user-mode execution. However, many of the applications most amenable to multithreading technologies spend a significant fraction of their time in kernel code. A full understanding of the behavior of such workloads therefore requires execution and measurement of the operating sy ...

14 An analysis of operating system behavior on a simultaneous multithreaded architecture

Joshua A. Redstone, Susan J. Eggers, Henry M. Levy

November 2000 **ACM SIGPLAN Notices**, Volume 35 Issue 11

Publisher: ACM Press

Full text available: pdf(1.56 MB) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

This paper presents the first analysis of operating system execution on a simultaneous multithreaded (SMT) processor. While SMT has been studied extensively over the past 6 years, previous research has focused entirely on user-mode execution. However, many of the applications most amenable to multithreading technologies spend a significant fraction of their time in kernel code. A full understanding of the behavior of such workloads therefore requires execution and measurement of the operating sy ...

15 Hardware fault containment in scalable shared-memory multiprocessors

Dan Teodosiu, Joel Baxter, Kinshuk Govil, John Chapin, Mendel Rosenblum, Mark Horowitz

May 1997 **ACM SIGARCH Computer Architecture News , Proceedings of the 24th annual international symposium on Computer architecture ISCA '97**, Volume 25 Issue 2

Publisher: ACM Press

Full text available: pdf(2.05 MB) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

Current shared-memory multiprocessors are inherently vulnerable to faults: any significant hardware or system software fault causes the entire system to fail. Unless provisions are made to limit the impact of faults, users will perceive a decrease in reliability when they entrust their applications to larger machines. This paper shows that fault containment techniques can be effectively applied to scalable shared-memory multiprocessors to reduce the reliability problems created by increased mach ...

**16** Procs and locks: a portable multiprocessing platform for standard ML of New Jersey

J. Gregory Morrisett, Andrew Tolmach

July 1993

**ACM SIGPLAN Notices , Proceedings of the fourth ACM SIGPLAN symposium on Principles and practice of parallel programming PPOPP '93,**  
Volume 28 Issue 7**Publisher:** ACM Press

Full text available: pdf(976.70 KB)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

We have built a portable platform for running Standard ML of New Jersey programs on multiprocessors. It can be used to implement user-level thread packages for multiprocessors within the ML language with first-class continuations. The platform supports experimentation with different thread scheduling policies and synchronization constructs. It has been used to construct a Modula-3 style thread package and a version of Concurrent ML, and has been ported to three different mu ...

**17** Data speculation support for a chip multiprocessor

Lance Hammond, Mark Willey, Kunle Olukotun

October 1998

**ACM SIGOPS Operating Systems Review , ACM SIGPLAN Notices , Proceedings of the eighth international conference on Architectural support for programming languages and operating systems ASPLOS-VIII,** Volume 32 , 33 Issue 5 , 11**Publisher:** ACM Press

Full text available: pdf(1.75 MB)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

Thread-level speculation is a technique that enables parallel execution of sequential applications on a multiprocessor. This paper describes the complete implementation of the support for threadlevel speculation on the Hydra chip multiprocessor (CMP). The support consists of a number of software speculation control handlers and modifications to the shared secondary cache memory system of the CMP. This support is evaluated using five representative integer applications. Our results show that the s ...

**18** The muse object architecture: a new operating system structuring concept

Yasuhiko Yokote, Fumio Teraoka, Atsushi Mitsuzawa, Nobuhisa Fujinami, Mario Tokoro

April 1991

**ACM SIGOPS Operating Systems Review,** Volume 25 Issue 2**Publisher:** ACM Press

Full text available: pdf(1.92 MB)

Additional Information: [full citation](#), [abstract](#), [citations](#), [index terms](#)

A next generation operating system should accommodate an ultra large-scale, open, self-advancing, and distributed environment. This environment is dynamic and versatile in nature. In it, an unlimited number of objects, ranging from fine to coarse-grained, are emerging, vanishing, evolving, and being replaced; computers of various processing capacities are dynamically connected and disconnected to networks; systems can optimize object execution by automatically detecting the user's and/or program ...

**19** Departments: Internet Nuggets

Mark Thorson

November 2005

**ACM SIGARCH Computer Architecture News,** Volume 33 Issue 4**Publisher:** ACM Press

Full text available: pdf(331.16 KB)

Additional Information: [full citation](#), [abstract](#)

This column consists of selected traffic from the comp.arch newsgroup, a forum for discussion of computer architecture on the Internet---an international computer network.

**20** A framework for the assessment of operating systems for small computers

Hossein Saiedian, Munib Siddiqi

April 1996

**ACM SIGICE Bulletin,** Volume 21 Issue 4**Publisher:** ACM Press

Full text available: pdf(1.89 MB)

Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)



A number of high performance operating systems are now available for small computers on different hardware platforms. These operating systems offer many advanced features formerly reserved for their workstation and minicomputer counterparts. This article surveys the most widely used of such operating systems, namely OS/2, Windows NT, Linux and Macintosh System 7.5. It provides an account on the history, design objectives and evolution of these operating systems and discusses their key features, ...

**Keywords:** CP/M, DOS, Linux, Macintosh, Microcomputers, OS/2, Operating Systems, Small Computer Systems, Windows, Windows NT

Results 1 - 20 of 200

Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [next](#)

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2006 ACM, Inc.

[Terms of Usage](#) [Privacy Policy](#) [Code of Ethics](#) [Contact Us](#)

Useful downloads:  [Adobe Acrobat](#)  [QuickTime](#)  [Windows Media Player](#)  [Real Player](#)



Welcome United States Patent and Trademark Office

☐ Search Results

## BROWSE

## SEARCH

## IEEE XPLORE GUIDE

## SUPPORT

Results for "( ( exception &lt;in&gt;metadata ) &lt;and&gt; ( handling &lt;in&gt;metadata ) )&lt;and&gt; ( multiprocessor

Your search matched 2 of 1328352 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

e-mail
 printer friendly

## » Search Options

[View Session History](#)[New Search](#)

## Modify Search


☐ Check to search only within this results set

 Display Format: ☒ Citation ☐ Citation & Abstract

## » Key

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

[Select All](#)
[Deselect All](#)

- ☐ 1. **Parallelism and the ARM instruction set architecture**  
 Goodacre, J.; Sloss, A.N.;  
[Computer](#)  
 Volume 38, Issue 7, July 2005 Page(s):42 - 50  
 Digital Object Identifier 10.1109/MC.2005.239  
[AbstractPlus](#) | Full Text: [PDF](#)(176 KB) IEEE JNL  
[Rights and Permissions](#)
- ☐ 2. **The 'Logic Assurance (LA)' system-a tool for testing and controlling real-time systems**  
 Shtrichman, O.; Goldring, R.;  
[Computer Systems and Software Engineering, 1997., Proceedings of the Eighth Israeli Conference on](#)  
 18-19 June 1997 Page(s):47 - 55  
 Digital Object Identifier 10.1109/ICCSSE.1997.599875  
[AbstractPlus](#) | Full Text: [PDF](#)(632 KB) IEEE CNF  
[Rights and Permissions](#)


[Web](#) [Images](#) [Groups](#) [News](#) [Froogle](#) [Local](#) [more »](#)

exception handling multiprocessor interrupt ve

Search

[Advanced Search](#)  
[Preferences](#)
**Web**Results 1 - 10 of about 124,000 for **exception handling multiprocessor interrupt vector**. (0.38 seconds)**Elsevier.com - RISC System/6000 PowerPC System Architecture**... **Exception Handling** 10.1.1 Target Market Categories 10.1.2 **Interrupts** and ... 10.1.7**Multiprocessor** 10.1.8 Diagnostics 10.1.9 System **Exception** Support ...www.elsevier.com/wps/product/cws\_home/677792 - 61k - [Cached](#) - [Similar pages](#)**Elsevier.com - RISC System/6000 PowerPC System Architecture**... **Interrupt Scenario** 6.2.2 External **Interrupt Vector** Register (XIVR) 6.2.3 ... **Exception Handling** 10.1.1 Target Market Categories 10.1.2 **Interrupts** and ...

www.elsevier.com/wps/find/bookbibliographicinfo.cws\_home/677792/description - 61k -

[Cached](#) - [Similar pages](#)**[PDF] MultiProcessor Specification**File Format: PDF/Adobe Acrobat - [View as HTML](#)and **exception handling** while running in either of the PC/AT-compatible modes. ...signaling via **interrupt vector** 16. Operating systems must use **interrupt** ...developer.intel.com/design/pentium/datashts/24201606.pdf - [Similar pages](#)**Patent Search Results**3, 6952749, **Multiprocessor interrupt handling** system and method ... 21, 6601122,**Exceptions and interrupts** with dynamic priority and **vector** routing ...www.freepatentsonline.com/CCL710-269.html - 26k - [Cached](#) - [Similar pages](#)**Patent 6006247: Method and system for scheduling threads and ...**The method for **handling exceptions** within a **multiprocessor** data processing system ... of an **interrupt** or **exception handling** routine (ie, **interrupt vector**) ...www.freepatentsonline.com/6006247.html - [Similar pages](#)**[PDF] What is a Kernel Panic? Basics of PowerPC Exception Handling in ...**File Format: PDF/Adobe Acrobat - [View as HTML](#)(instruction storage **interrupt**) **exceptions**, caused by an attempt to execute ... is the**exception handler vector** in the range 100 to 2FFF; only 100-2000 are ...developer.apple.com/technotes/tn2002/pdf/tn2063.pdf - [Similar pages](#)**Interrupts from Shortopedia**... attempts to solve **interrupt** routing efficiency issues in **multiprocessor** computer ... An**interrupt vector** is the memory address of an **interrupt handler**, ...www.shortopedia.com/I/N/Interrupts - 16k - [Cached](#) - [Similar pages](#)**Trap Generating Instructions in Assembly Language**Trap generating instructions generate an **exception** that transfer control from ... a TRAPV**exception, vector 7**; does not modify flags; INT **Interrupt**; ...www.osdata.com/topic/language/asm/trapgen.htm - 21k - [Cached](#) - [Similar pages](#)**Architecture Considerations VxWorks for Pentium****Vector** numbers 0x0 to 0x1f are **handled** by the default **exception handler**. **Vector**numbers 0x20 to 0xff are **handled** by the default **interrupt handler**. ...

www.eelab.usyd.edu.au/tornado/vxworks/pentium/pentium.html - 135k -

[Cached](#) - [Similar pages](#)**[PPT] SHARC programming model**File Format: Microsoft Powerpoint 97 - [View as HTML](#)**Interrupt vectors**. Allow different devices to be **handled** by different code. ...**Multiprocessor vector interrupts** have 6 cycle latency. © 2000 Morgan Kaufman ...

Try your search again on [Google Book Search](#)

Goooooooooooooogle ►

Result Page: 1 2 3 4 5 6 7 8 9 10 **Next**

Free! Speed up the web. [Download the Google Web Accelerator.](#)

exception handling multiprocessor in

[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#)

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

©2006 Google